AC scan needed for nanoscale device testing (EE Times Asia)
Huge transistor counts, rising on-chip clock rates, the relentlessly escalating levels of integration in SoC, and the new types of defects seen in deep-submicron and nanometer processes are forcing IC design and test engineers to reevaluate traditional approaches to test.
(read on…)
